Optimized memory utililization
64 bit memory architecture Flexible page sizes up to 256MB reduces overhead Innovative, large 3 level cache hierarchy reduces bus traffic
Highly efficient bus
Enhanced deferred transaction support increases bus utilization
Cache line size optimized to conserve bandwidth
Advanced architectural features
Speculation reduces memory latency effects