Final stages of functional logic validation
Multiprocessor OS Kernel booting on Merced logic model Thorough MP system validation underway Elaborate logic simulation on pre-silicon Large number of post-silicontests already ported Physical implementation well on track Timing convergence nearing completion Circuit design making excellent progress Layout completion in lock step with circuit design